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The universal SysCore architecture was initially an-
nounced in 2007 to provide an optimum balance be-
tween fixed requirements and flexibility. The first instance
of boards following this principle, acted as development
platform for FEE (Front End Electronic), especially the
nXYTER with ADC (Analog Digital Converter) and ROC
(Read Out Controller). The second slightly modified in-
stance of this board came into operation in several sub-
detector systems of the CBM experiment, especially as ToF
(Time of Flight) ROC where it is used for years now. To ex-
tend the usability spectrum, whilst keeping the re-usability
approach, a completely new and improved version 3 of the
SysCore architecture board has been developed [1]. It al-
lows the CBM collaboration not only to prototype FEE or
to develop ROCs, but also to evaluate the DPB (Data Pro-
cessing Board) capabilities for an optical readout in the
CBM service building. In this specific context, the TRD
(Transition Radiation Detector) feature extraction is cur-
rently an active field of research.
Considering all requirements, such as FMC HPC con-
nectors for high performance connectivity, USB for pro-
gramming and data transfer, DDR3 for fast memory access,
Jitter Cleaner for clock distribution across several boards,
optical SFP connectors for CBMnet integration [2] and not
to forget an inexpensive central processing FPGA which
can be operated in radiation environments, the PCB got
a size of 230x230mm. It is made of 16 different layers
with a track width/distance of 0,15-0,09mm (micro fine
lines). Length compensation for the most critical compo-
nents such as DDR3, FMC and SFP has been performed.
Functional blocks such as power supply, scrubbing con-
trolling or high performance data transfer have been locally
combined to provide optimal results. The final board layout
can be seen in figure 1.
Programming of the major components on the board can
be performed in different ways: The Spartan-6 FPGA it-
self can be programmed either via USB (Cypress FX2) or
JTAG programmer or by the onboard Microsemi ProASIC3
scrubbing controller from a nearby flash memory. The
PROASIC3 can be programmed via the Spartan-6 FPGA or
a JTAG programmer. This combination allows remote con-
figuration of both FPGAs on the board. Furthermore, the
ProASIC3 acts as scrubbing controller for the ToF ROC
when it is operated in radiation susceptible environments
[3, 4, 5]. This fault tolerance approach has always been a
major component of the SysCore architecture and can only
by achieved when all components go together. Therefore,
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the major processing FPGA has been selected to support
the background scrubbing feature, the flash memory hold-
ing its configuration is a Micron SLC NAND memory with
durable charge pumps [6] and the power supply utilizes
Linear Technology POL (Point of Load) converters.
Figure 1: PCB top view of the SysCore3.
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